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Abstract-- An inductor is a conductor arranged in an
appropriate shape (such as a conducting wire wound as
a coil) to supply a certain amount of self-inductance.
This passive device stores magnetic energy.
Simple spiral planar inductors of varying geometry
were designed and fabricated on a silicon substrate
insolated by silicon oxide. The process chosen for
fabrication of the devices was the copper damascene
process. Line widths and spaces varied from 5~tm to
2011m.
Thickness of the copper wire was
approximately 1.5j.tm. The inductors were isolated
from the silicon substrate by O.5j.tm of Si02 and wires
were insolated with the same material. Theoretical
inductance values for the designed inductors ranged
from l7nH to 300nH.

LToRoJo~ = (ji.~.trn2h/2it) * (In b/a) [H], where a = inner
radius, b = outer radius, and h = height. It is also
important to define the voltage and quality factor (Q) of an
inductor.

1. INTRODUCTION

This passive device allows magnetic energy to be stored,
which has many applications in circuit design.
Some applications for inductors on a chip include RF
circuits, communications, passive components in
microwave circuits, micropower converters, magnetic
microsensors, magnetic microactuators, and magnetic
MEMS systems. There are several types of inductors that
have been fabricated over the years. They can be broken
down into three categories; planar types, 3D
micromachined planar types, and micromachined planar
inductive components with closed magnetic circuits.
These groups can be further divided into subcategories.
They include spiral, meander, solenoid, and toroidal
meander.
Requirements for an inductor on a chip (IOC):

An inductor is a conductor arranged in an appropriate
shape (such as a conducting wire wound as a coil) to
supply a certain amount of self-inductance [I]. Inductance
of two magnetically coupled loops is defined as:
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A is the flux linkage and I~ is the current flowing through
the ioop. Inductance can also be defined as:
=

B • ds

~B.ds

(Hemy)

Where 4 is defined as the flux, I is current, and B is
magnetic flux density. Two example of simple devices
that can be modeled are a solenoid and toroidal. The
inductance of a simple solenoid device is LSQLENOID
j.i0~n2A [H]. The inductance of a toroidal device is

VL

dt
Time average energy stored

Q = 2~ atEnergy
a resonance frequency
disipated in one
peroid of this frequency

• Must have High current carrying capacity
• High magnetic flux density
• Closed magnetic circuits
• Low product cost
• CMOS compatibility
Areas that require improvement are accurate inductance
with small device area, high quality (Q-) factor, high peak
-Q frequency, large inductance (L), reduction of substrate
loss and metal resistance, minimize both parasitic coupling
to the substrate and inductor area, and CMOS
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compatibility of process. There are several different
methods of reducing substrate loss. These methods include
using high resistivity substrate, etching the substrate
underneath, insulating the inductor from substrate with
thick polyimide, or oxidized porous Silicon (OPS), or
diffused shield under oxide (DUO). Ways to reduce metal
resistance are thick gold metalization layer, multiple metal
layers in parallel, or copper metalization.
Some of the current inductor technologies are two level
planar inductor using normal lithographic processes, 3D
microfabrication using a novel sacrificial metallic mold
(SMM), and other 3D methods involving polyimide as a
mold and insulating material.

The values of Ki and K2 are constants, where Ki = 2.34
and K2 = 2.75. These constants are dependent upon
geometry. For this model, an inductor for a given shape is
completely specified by the following: number of turns n,
the outer diameter ~ the inner diameter din, the average
diameter day5 = 0.5(d0~~ + d1~), or the fill ratio, defined as p
= (d0~~
d1~)/(d0~~ + d1~). The symbol p~, is the permeability
of free space equal to 4it x ~ Him.
Geometry and number of turns were varied to
investigate the effects on inductance as stated above in the
abstract. Refer to Table 1.1 below.
—

Table 1.1: Inductor designs

2. DESIGN

Inductor #

The design of inductors on a chip are dependent upon
many factors. These factors include geometry, type of
insulating material, number of turns, and type of conductor
used.
Geometry plays an important role in the inductance.
The width of the wire and spacing of wires determines the
density of lines in the spiral planar inductor, Refer to
Figure 1 below.
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Figure 1: Define width and thickness of wire

This directly affects the number of turns (n) in the
design. The inductance increases by a factor of n2. The
thickness of the wire in conjunction with the width also
affects inductance, This is due to flux created by magnetic
fields.
Wires must also be insulated by a good insulator such
as silicon oxide, or an air gap. The addition of a magnetic
material between insulated wires will increase the
inductance of the design. The quality factor (Q) can be
increased by choosing a conductor with low resistivity.
A total of ten inductors were designed in Mentor
Graphics IC Station layout tool. All inductors were built
on a 4-inch silicon substrate insulated by 5000A of silicon
oxide. The theoretical inductance values were designed to
range from l7nH to 300nH. The theoretical equation used
to calculate inductance was from a modified Wheeler
Formula [3]:

Line width
Space
(urn)
Width (urn)
5
5
10
5
10
10
10
15
10
20
15
5
20
5
10
5
10
5
10
5

Copper was chosen as the conductive material. Thermal
Silicon oxide two microns thick was chosen as the
insulating material. A square spiral planar geometry was
used for ease of layout and fabrication. Refer to figure 2a,

Figure 2: 3D Design and Cross Section
(a.)

~
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All inductors were designed with one level of metal to
reduce amount of time for fabrication. The process used to
fabricate the inductors designed in this project was a single
copper damascene process.

2. PROCESS
The purpose of the process used in this project was to
demonstrate a single copper damascene process and
provide the groundwork for future research in the
integration of inductors on a chip. With slight variation to
th~ process used in this project, all designed inductors will
be CMOS compatible. There are several key steps for the
process used in fabrication of the designed inductors.
These steps are deposition of insulating material, 1tt level
lithography, etching of insulator, deposition of barrier and
seed layer, electroplating of copper, chemical mechanical
planarization of copper, and electrical testing. The process
steps will be described below. Refer to Figure 3 for
process steps
Figure 3: Process Steps
5. Sputter Tantalum 1000A
1. Thermal Oxide growth 2am

Barrier Layer: Ta

sloe
Si Sobatrate

~
6. Sputter Cu Seed Layer 1000A

2. 1st level Lithography (inductor)

A. Thermal oxide growth
Approximately two microns of thermal silicon oxide
was grown on a p-type substrate. This oxide was grown in
the Bruce Furnace Tube 01 with recipe #420 20,000A wet
field oxide. For demonstration purposes thermal oxide
was chosen because it provided the best uniformity and
control of thickness for the desired insulating material. To
make the process CMOS compatible, other means of
deposition of silicon oxide could be used. Some examples
include LTO, or a PECVD oxide. It also can be noted that
other insulating materials could have been used instead of
silicon oxide. Some examples could be air, polyamide, or
SU8.

B.

jst

level lithography

The lot level lithography used in this process was RIT’s
standard one-micron resist recipe. The GCA1006 coat
track was used to coat one micron of positive photoresist.
All parameters were set the same as RIT’s process. The
GCA g-line stepper was used for exposure. A different
stepper job was used to compensate for a slightly larger
chip size. Development was completed on the GCA1006
development track. All parameters were identical to RIT’s
standard development program.

C. Etching
Wafers were wet etched in BOE for 17.5 minutes. Wet
etching was chosen to reduce the amount of processing
time. The ideal etch would be an anisotropic plasma etch
with an ICP power source. This process would require a
deep UV curing step prior to etching, or a much thicker
resist. After etching, resist was ashed, and RCA clean is
necessary.

7. Electroplate Cu 2um

D. Deposition ofBarrier and Seed layer

8. CM? Cu to Ta
4. Strip Resist
cM?: Ce.

Tantalum was chosen as the barrier layer.
The
thickness was 1000A. Next a 1000A copper seed layer
was deposited. Both Ta and Cu were sputtered in a
CVC6OI sputter system. The base pressure reached in the
system was 5E-6 torr. First a pre-sputter of Ta was
conducted for 10 minutes followed by an 8 minute sputter.
An 8-inch target was used for better uniformity across the
wafers. Next, without breaking vacuum, copper was pre
sputtered for 10 minutes. This was followed by an 8
minute sputter of copper. The Cu target was also 8-inch.
This process was developed by Deepa Gazula.

E. Electroplating of copper
Copper electroplating was conducted on a Reynolds
Tech electroplating system. The electroplating recipe used
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was 2.50A for 5 minutes at a total of 12.5 A-mm. The
temperature of the bath was approximately 25°C and
allowed to warm up for four hours. Wafers were plated
one at a time. An 0-ring was placed on back of wafer to
help increase contact to electrode. This process was
developed by Keith Udut

F Chemical Mechanical Planarization of Cu
CMP was conducted in the CMP lab on the tool
designated for copper polishing. The CMP process used in
this project was a two step process. All wafers were
polished one at a time at the first step, then same procedure
was followed for second step. The first step involved
polishing with a fast removal rate slurry. The second step
used a slower removal rate slurry. The faster slurry had a
removal rate that was 10 times greater than the slower
slurry. All copper except approximately 2000A was
removed with first slurry. The second slurry was used to
remove the remaining copper. The purpose of the second
slurry was to reduce the effects of dishing. Total process
time was 48 minutes. This process was developed by
.Teffery Perry.
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Measurement of inductance still needs to be completed
to verify designs. Refer to Table 3 below for theoretical
inductance values. Also quality factor needs to be
measured.
Table 3: Theoretical Inductance using Modified Wheelers
Equation

Inductor # Line width
Space
(n) # of
(urn)
width (urn) turns
1
5
5
15
2
10
5
15
3
10
10
15
4
10
15
15
5
10
20
15
6
15
5
15
7
20
5
15
8
10
5
5
9
10
5
10
10
10
5
20

Lmw
(nH)
155.34
159.65
167.15
176.34
186.52
167.74
177.69
17.74
69.06
297.67

Figure 4a 4d are some microscope pictures of
fabricated inductors. There are well-defined lines and
spaces as can be seen in each figure. Refer to figures
below.
—

G. Electrical testing and characterization
Some electrical testing and characterization was
completed for the devices. Resistance measurements were
taken using analyzer 3. An LCR bridge was used to try
and measure inductance with no success. Further testing
on a network analyzer capable of measuring such small
inductance is necessary in the future.

Figure 4: microscope pictures of fabricated inductors
(a.)

(b.)

3. RESULTS

ii__

A single copper damascene process has been
demonstrated in this project. Resistance measurements
indicate that devices will work. Refer to table 2 for data.
Table 2: Resistance Measurements

Inductor
#
1
2
3

4
5
6

7
8
9
10

Average Measured
Theoretical
Resistance (ohm) Resistance (ohm)
79.67
64.200
76.63
37.596
68.77
43.080
74.53
48.108
72.53
53.304
69.07
28.960
64.13
24.462
21.13
9.480
43.57
21 .960
120.00
57.720

(b.)

(d.)

The next three pictures in figure 5 are SEM pictures of
fabricated devices. It must be noted that samples were not
prepared properly. These pictures provide a cross
sectional view of a several lines, single line, and
measurements of etch profile.
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Figure 5: SEM pictures
(a.)
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